Ask
Login
TAGGED IN

Vlsi Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
0
votes
1
answer
1.3k
views
1
answer
Module 2 : Unit 2
vlsi design updated 3.9 years ago by phenjoisilab • 0
0
votes
1
answer
969
views
1
answer
Module 2 : Unit 2
vlsi design updated 4.0 years ago by phenjoisilab • 0
9
votes
1
answer
48k
views
1
answer
Explain CMOS inverter characteristics mentioning all regions of operations
vlsi design updated 4.1 years ago by chemistry612 • 20
1
vote
1
answer
1.3k
views
1
answer
Cross talk in integrated circuits.
vlsi design updated 4.2 years ago by 19bcs3866 • 10
0
votes
1
answer
1.2k
views
1
answer
Low power design consideration.
vlsi design updated 4.2 years ago by 19bcs3866 • 10
0
votes
1
answer
1.2k
views
1
answer
VHDL program for half subtractor.
vlsi design updated 4.2 years ago by phenjoisilab • 0
1
vote
1
answer
9.7k
views
1
answer
Draw D & JK latch using CMOS transmission gate & explain the working
vlsi design updated 4.2 years ago by phenjoisilab • 0
0
votes
0
answers
2.0k
views
0
answers
(Duplicate) Write short note on clock generation, stabilization, and distribution
vlsi design updated 4.2 years ago by teamques10 ★ 70k
2
votes
1
answer
6.2k
views
1
answer
Explain clock generation techniques in integrated circuits
vlsi design updated 4.2 years ago by teamques10 ★ 70k
0
votes
1
answer
1.7k
views
1
answer
Draw and explain clock generation, stabilization network, and clock distribution in integrated circuit
vlsi design updated 4.2 years ago by teamques10 ★ 70k
0
votes
1
answer
1.6k
views
1
answer
Explain input output circuit in vlsi with neat diagram
vlsi design updated 4.2 years ago by teamques10 ★ 70k
0
votes
0
answers
1.3k
views
0
answers
(Duplicate) Explain different clock generation scheme
vlsi design updated 4.2 years ago by phenjoisilab • 0
0
votes
0
answers
1.4k
views
0
answers
(Duplicate) Give & explain CMOS input output protection circuits
vlsi design updated 4.2 years ago by phenjoisilab • 0
1
vote
1
answer
8.3k
views
1
answer
Compare Pass transistor logic, NMOS logic & CMOS logic
vlsi design updated 4.2 years ago by phenjoisilab • 0
0
votes
0
answers
1.3k
views
0
answers
(Duplicate) Explain latchup in CMOS in detail
vlsi design updated 4.2 years ago by phenjoisilab • 0
0
votes
0
answers
1.3k
views
0
answers
(Duplicate) Explain CMOS latchup & its prevention
vlsi design updated 4.2 years ago by phenjoisilab • 0
0
votes
0
answers
1.3k
views
0
answers
(Duplicate) What is ESD protection ? Explain in detail
vlsi design updated 4.3 years ago by phenjoisilab • 0
0
votes
1
answer
1.2k
views
1
answer
Give and explain interconnect scaling with its width, length, thickness and capacitances.
vlsi design updated 4.3 years ago by krithikkm200 • 10
0
votes
1
answer
4.1k
views
1
answer
Draw and explain AND gate using pass transistor logic.
vlsi design updated 4.3 years ago by phenjoisilab • 0
0
votes
1
answer
5.0k
views
1
answer
Compare NMOS & CMOS Technology in VLSI Design
vlsi design updated 4.3 years ago by phenjoisilab • 0
0
votes
1
answer
1.2k
views
1
answer
Module 1 - Unit 2
vlsi design updated 4.3 years ago by krithikkm200 • 10
0
votes
1
answer
1.0k
views
1
answer
EEPROM programming technique.
vlsi design updated 4.4 years ago by krithikkm200 • 10
0
votes
1
answer
19k
views
1
answer
What are advantages and disadvantages of dynamic logic circuit?
vlsi design updated 4.4 years ago by teamques10 ★ 70k
3
votes
1
answer
26k
views
1
answer
Explain transfer Characteristics for NMOS inverter showing different regions. What is the effect of variation in (W/L) ratio .
vlsi design updated 4.4 years ago by phenjoisilab • 0
0
votes
1
answer
7.0k
views
1
answer
What do you mean by clock skew and clock jitter?
vlsi design updated 4.4 years ago by krithikkm200 • 10
<prev • 129 results • page 1 of 6 • next >